A Scalable Methodology for Designing Efficient Interconnection Network of Chiplets | IEEE Conference Publication | IEEE Xplore