A Memory Access Reduced Sort on Multi-core GPU | IEEE Conference Publication | IEEE Xplore