Parallel Delay-and-Sum Algorithm Implemented on SuperVessel Cloud with High-Performance FPGA | IEEE Conference Publication | IEEE Xplore