Fully Distributed On-chip Instruction Memory Design for Stream Architecture Based on Field-Divided VLIW Compression | IEEE Conference Publication | IEEE Xplore