Optimizing Cache Locality for Irregular Data Accesses on Many-Core Intel Xeon Phi Accelerator Chip | IEEE Conference Publication | IEEE Xplore