Methodology for Decoupled Simulation of SystemVerilog HDL Designs | IEEE Conference Publication | IEEE Xplore