Modeling a switch architecture with virtual output queues and virtual channels in HPC-systems simulators | IEEE Conference Publication | IEEE Xplore