Evaluating architecture and compiler design through static loop analysis | IEEE Conference Publication | IEEE Xplore