A Reduced Complexity Instruction Set architecture for low cost embedded processors | IEEE Conference Publication | IEEE Xplore