On-chip memory efficient data layout for 2D FFT on 3D memory integrated FPGA | IEEE Conference Publication | IEEE Xplore