Optimizing simulation speed of FPGA model-based synthesis | IEEE Conference Publication | IEEE Xplore