

# Optimizing Xeon Phi for Interactive Data Analysis

Chansup Byun<sup>1</sup>, Jeremy Kepner<sup>1,2,3</sup>,

William Arcand<sup>1</sup>, David Bestor<sup>1</sup>, William Bergeron<sup>1</sup>, Matthew Hubbell<sup>1</sup>, Vijay Gadepally<sup>1,2</sup>,  
Michael Houle<sup>1</sup>, Michael Jones<sup>1</sup>, Anne Klein<sup>1</sup>, Lauren Milechin<sup>4</sup>, Peter Michaleas<sup>1</sup>,  
Julie Mullen<sup>1</sup>, Andrew Prout<sup>1</sup>, Antonio Rosa<sup>1</sup>, Siddharth Samsi<sup>1</sup>, Charles Yee<sup>1</sup>, Albert Reuther<sup>1</sup>

<sup>1</sup>MIT Lincoln Laboratory Supercomputing Center, <sup>2</sup>MIT Computer Science & AI Laboratory,

<sup>3</sup>MIT Mathematics Department, <sup>4</sup>MIT Department of Earth, Atmospheric and Planetary Sciences

**Abstract**—The Intel Xeon Phi manycore processor is designed to provide high performance matrix computations of the type often performed in data analysis. Common data analysis environments include Matlab, GNU Octave, Julia, Python, and R. Achieving optimal performance of matrix operations within data analysis environments requires tuning the Xeon Phi OpenMP settings, process pinning, and memory modes. This paper describes matrix multiplication performance results for Matlab and GNU Octave over a variety of combinations of process counts and OpenMP threads and Xeon Phi memory modes. These results indicate that using `KMP_AFFINITY=granularity=fine`, taskset pinning, and `all2all` cache memory mode allows both Matlab and GNU Octave to achieve 66% of the practical peak performance for process counts ranging from 1 to 64 and OpenMP threads ranging from 1 to 64. These settings have resulted in generally improved performance across a range of applications and has enabled our Xeon Phi system to deliver significant results in a number of real-world applications.

## I. INTRODUCTION

The Intel Xeon Phi 72x0 (KNL - Knights Landing) processor represents an important contribution in a long-line of manycore processors [1]–[4] with high-core count ( $\geq 64$ ), large number of vector units ( $\geq 128$ ), tiled physical layout, and high speed memory combined with significant amounts of DRAM [5], [6] (see Figures 1 and 2). The Xeon Phi is ideally suited to applications that perform many vector operations. Matrix multiplication is a common data analysis operation [7] that is well-suited to the Xeon Phi processor. Mathematically matrix-matrix multiplication is denoted

$$\mathbf{C} = \mathbf{A}\mathbf{B}$$

where  $\mathbf{A}$  is a  $N \times L$  matrix,  $\mathbf{B}$  is a  $L \times M$  matrix, and  $\mathbf{C}$  is a  $M \times N$  matrix.

Increasingly, data analysis is performed in high-level programming environments that include Matlab, GNU Octave, Julia, Python, and R. These environments allow a programmer to invoke the full power of a processor such as the Xeon Phi with simple, intuitive syntax

$$\mathbf{C} = \mathbf{A} * \mathbf{B}$$

This material is based upon work supported by the Assistant Secretary of Defense for Research and Engineering under Air Force Contract No. FA8702-15-D-0001 and National Science Foundation grants DMS-1312831 and CCF-1533644. Any opinions, findings, conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the Assistant Secretary of Defense for Research and Engineering or the National Science Foundation.




Fig. 1. Xeon Phi 36 tile layout from [5]. Xeon Phi processors ship with different numbers of tile enabled: 36 tile (Xeon Phi 7250), 34 tile (Xeon Phi 7230), and 32 tile (Xeon Phi 7210 - this paper).



Fig. 2. Xeon Phi tile structure from [5]. Each tile has two cores. Each core has two virtual processors, two AVX512 vector math units, and four hyperthreads.

While the above code makes matrix multiplication easy to invoke, there are significant additional tuning and configuration steps necessary to allow such an operation to achieve maximum performance [8]–[14]. These steps are often outside the domain of expertise of data analysis programmers and best provided by systems operators. The Lincoln Laboratory Supercomputing Center (LLSC) operates a 648-node Xeon Phi supercomputer. Our focus is on interactive high performance environments so this work explores the steps necessary to allow these environments (Matlab and GNU Octave specifically) to achieve maximum performance on matrix multiplication as invoked by the above Matlab/Octave code syntax.

Our prior work has focused on the interactive launch of thousands of data analysis environments across hundreds of nodes [15]–[19]. This paper focuses on the various methods we used to get maximum single node Xeon Phi performance. In particular with respect to OpenMP parameters, process pinning, and memory settings. We have found these settings have resulted in generally improved performance across a range of applications and has enabled our Xeon Phi system to deliver significant results that have enabled a number of real-world applications in health sciences [20], hurricane relief [21], astronomy [22], and cybersecurity [23]. The rest of the paper is organized as follow. First, the effective OpenMP parameters for Matlab and GNU Octave are given. Second, the method for pinning processes to cores is presented. Third, the Xeon Phi memory modes are described. Finally, the integrated overall performance measurements are presented for the different memory modes.

## II. OPENMP

OpenMP ([www.openmp.org](http://www.openmp.org)) is an application programming interface that supports multi-platform shared memory multi-processing programming in C, C++, and Fortran. OpenMP is an important tool used in many math libraries to exploit multiple cores on a shared memory compute node. The maximum parallelism that OpenMP will seek to exploit is often set via the environment variable `OMP_NUM_THREADS`.

To allow a user to readily control the number of nodes, processes, and OpenMP threads their parallel Matlab/Octave program uses, the LLSC system uses our pMatlab [24] many-core launch infrastructure and its simple interactive parallel launch syntax

```
pRUN('MyCode',[Nnode Nproc Nthread],'system')
```

In the above syntax `Nnode` is the number of compute nodes that the user desires to run on, `Nproc` is the number of processes (distinct Matlab/Octave instances) per node, and `Nthread` sets the value of `OMP_NUM_THREADS`. In this paper, the focus is on single node performance (`Nnode=1`) and the number processes and OpenMP threads used for any given computation will be denoted `Nproc×Nthread`. For a 64 core Xeon Phi, the standard configurations will be  $1\times 64$ ,  $2\times 32$ ,  $4\times 16$ ,  $8\times 8$ ,  $16\times 4$ ,  $32\times 2$ , and  $64\times 1$ . If an application can take advantage of more OpenMP threads than cores, that can easily be set. For example,  $8\times 32$  would have 8 processes each allocating 32 OpenMP threads, nominally consuming 256 cores. Likewise, for applications where fewer OpenMP threads are optimal, that can also be specified. For example,  $8\times 2$  would have 8 processes each allocating 2 OpenMP threads. In general the pMatlab manycore syntax makes it very easy to experiment with different combinations of processes and OpenMP threads to find the best performance. GNU Octave uses the `OMP_NUM_THREADS` environment variable directly. For Matlab, additional code is run automatically in a pMatlab launch to align Matlab with `OMP_NUM_THREADS`

```

Nomp = str2num(getenv('OMP_NUM_THREADS'))
if (Nomp > 1)
    maxNumCompThreads(Nomp)
end

```

There are a variety of patterns that can be used to map OpenMP threads to processor cores. The `KMP_AFFINITY` environment variable in the Intel compilers can be used to set these patterns [25]. For nodes that support hyperthreading, the granularity modifier specifies whether to pin OpenMP threads to physical cores (`granularity=core`) or logical cores (`granularity=fine`). Using `granularity=thread` enables distribution of OpenMP threads in a compact and or scatter fashion [26]. For this work

```
KMP_AFFINITY = granularity = fine
```

was used as it prevented Matlab/Octave from over-allocating OpenMP threads to the same processor core as determined by monitoring the compute node with the Linux `htop` command during execution.

## III. PROCESS PINNING

The Xeon Phi processor employs a memory hierarchy whereby certain tiles, cores, and hyperthreads share different levels of memory. It can be advantageous to launch processes on the Xeon Phi with an awareness of this memory hierarchy so the underlying OpenMP threads can exploit preferential data locality. In particular, it is good to avoid having OpenMP threads execute on cores that are far away from the data they require to operate. The Linux operating system provides a number of tools for pinning processes to specific logical cores. This work relies on the `taskset -cpu-list` command to launch Matlab/Octave instances that are pinned to specific logical cores.

The Xeon Phi presents itself to the Linux operating system as 256 cpus (one cpu for each hyperthread). The cpus  $p$ ,  $p+64$ ,  $p+128$ , and  $p+192$  will be on the same physical processor. Likewise, if  $p$  is even, then cpu  $p+1$  will be on the same physical tile. The mapping of four Matlab/Octave instances to the logical core structure of a 32 tile, 64 core, 256 hyperthread Xeon Phi is illustrated in Figure 3. This binding maximizes data locality of the underlying OpenMP threads.

## IV. MEMORY MODES

Our Xeon Phi processors have two-level memory hierarchy consisting 16 Gigabytes of faster near memory (MCDRAM) and 192 Gigabytes of slower far memory (DRAM) [27], [28]. The Xeon Phi has a variety of settings for managing its memory. These settings are generally set at compute node boot time.

The faster and smaller near memory has three modes: flat, cache, and hybrid. In flat mode both near and far memory form a single address space. In cache mode the near memory acts as another layer of cache for the far memory. In hybrid mode, half of the fast memory is flat and half is treated as cache.

0	64	1	65	2	66	3	67	4	68	5	69	6	70	7	71
128	192	129	193	130	194	131	195	132	196	133	197	134	198	135	199
8	72	9	73	10	74	11	75	12	76	13	77	14	78	15	79
136	200	137	201	138	202	139	203	140	204	141	205	142	206	143	207
16	80	17	81	18	82	19	83	20	84	21	85	22	86	23	87
144	208	145	209	146	210	147	211	148	212	149	213	150	214	151	215
24	88	25	89	26	90	27	91	28	92	29	93	30	94	31	95
152	216	153	217	154	218	155	219	156	220	157	221	158	222	159	223
32	96	33	97	34	98	35	99	36	100	37	101	38	102	39	103
160	224	161	225	162	226	163	227	164	228	165	229	166	230	167	231
40	104	41	105	42	106	43	107	44	108	45	109	46	110	47	111
168	232	169	233	170	234	171	235	172	236	173	237	174	238	175	239
48	112	49	113	50	114	51	115	52	116	53	117	54	118	55	119
176	240	177	241	178	242	179	243	180	244	181	245	182	246	183	247
56	120	57	121	58	122	59	123	60	124	61	125	62	126	63	127
184	248	185	249	186	250	187	251	188	252	189	253	190	254	191	255

Fig. 3. Taskset binding of four Matlab/Octave instances (denoted by yellow, blue, green, and white) to the logical core structure of a 32 tile, 64 core, 256 hyperthread Xeon Phi. This binding maximizes data locality of the underlying OpenMP threads.

The memory can also be divided into different NUMA (non-uniform memory access) domains

all2all cache line addresses are uniformly hashed across the entire memory

hemisphere cache line addresses are separately hashed into two memory domains

quadrant cache line addresses are separately hashed into four memory domains

snc-2 sub-NUMA clustering 2 is similar to hemisphere while also exposing each domain for NUMA aware software to exploit

snc-4 sub-NUMA clustering 4 is similar to quadrant while also exposing each domain for NUMA aware software to exploit

Combined, these combinations of memory modes form 15 distinct configurations

- all2all-cache, all2all-flat, all2all-hybrid
- hemisphere-cache, hemisphere-flat, hemisphere-hybrid
- quadrant-cache, quadrant-flat, quadrant-hybrid
- snc-2-cache, snc-2-flat, snc-2-hybrid
- snc-4-cache, snc-4-flat, snc-4-hybrid

## V. PERFORMANCE

For any particular application, different memory configurations could provide different performance benefits. The Xeon Phi is designed for vector operations of the type found in matrix-matrix multiply. Selecting a configuration that is optimal for this operation provides a good foundation for allowing the Xeon Phi to deliver what it was designed to do. To determine this configuration, 15 Xeon Phi nodes were set in each memory configuration and the Matlab and Octave matrix-matrix multiply performance was measured for various values of Nproc and Nthread.

The performance benchmark consisted of each Matlab/Octave instance creating two  $N \times N$  matrices **A** and **B** of random double precision values and multiplying these to form another  $N \times N$  matrix **C**. The total number of bytes required for this operation is  $3 \times 8 \times N \times N$  bytes. For these experiments the matrix size  $N$  was chosen to be  $48000/\sqrt{N_{\text{proc}}}$  so that the total memory used was the same for all configurations (55 Gigabytes). The performance results for Matlab version 2018a are shown in Figure 4. The performance results for GNU Octave version 4.4 are shown in Figure 5. Both Matlab and GNU Octave show similar performance across all memory modes and the performance of the two best modes are (all2all-cache and quadrant-cache) are significantly better than the default mode (all2all-flat). Based on these data, the LLSC Xeon Phi system selected all2all-cache as its default memory mode.

The Xeon Phi 7210 has 128 AVX512 units each capable of performing 16 multiply-accumulate operations per clock cycle. The AVX512 clock cycle in the Xeon Phi 7210 is 1.1 GHz which means that the practical peak performance is  $128 \times 16$  (flop)  $\times 1.1$  GHz = 2252 Gigaflops. Figures 4 and 5 show that a performance of 1500 Gigaflops is consistently achievable, which is 66% of the practical peak performance of Xeon Phi.

## VI. SUMMARY

The Intel Xeon Phi manycore processor is designed to provide high performance matrix computations of the type often performed in data analysis environments such as Matlab, GNU Octave, Julia, Python, and R. Optimizing the performance of matrix operations within these data analysis environments requires tuning Xeon Phi OpenMP settings, process pinning, and memory modes. This paper measured matrix-matrix multiplication performance for Matlab and GNU Octave for different combinations of process counts and OpenMP threads covering




Fig. 4. [top] Matlab  $(48000/\sqrt{N_{\text{proc}}}) \times (48000/\sqrt{N_{\text{proc}}})$  matrix-matrix multiply Gigaflops and relative performance on all memory modes. [bottom] Gigaflops and relative performance of best performing modes (all2all-cache and quadrant-cache) along with the system default (all2all-flat).

all Xeon Phi memory modes. These measurements indicate that using `KMP_AFFINITY=granularity=fine`, taskset pinning, and all2all cache memory mode allows both Matlab and GNU Octave to achieve 66% of the practical peak performance of the Xeon Phi. Using these settings have provided improved performance across a range of applications and has enabled our Xeon Phi system to deliver impactful results on a number of real-world applications in health sciences [20], hurricane relief [21], astronomy [22], and cybersecurity [23].

#### ACKNOWLEDGEMENT

The authors wish to acknowledge the following individuals for their contributions and support: Bob Bond, Alan Edelman, Charles Leiserson, Dave Martinez, Mimi McClure, Victor Roytburd, and Michael Wright.

#### REFERENCES

- [1] J. S. McMahon and K. Teitelbaum, "Space-time adaptive processing on the mesh synchronous processor," in *Proceedings of International Conference on Parallel Processing*, pp. 734–740, April 1996.
- [2] M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrati, B. Greenwald, H. Hoffman, P. Johnson, Jae-Wook Lee, W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpfen, M. Frank, S. Amarasinghe, and A. Agarwal, "The raw microprocessor: a computational fabric for software circuits and general-purpose programs," *IEEE Micro*, vol. 22, pp. 25–35, March 2002.
- [3] T. G. Mattson, R. Van der Wijngaart, and M. Frumkin, "Programming the intel 80-core network-on-a-chip terascale processor," in *Proceedings of the 2008 ACM/IEEE Conference on Supercomputing, SC '08*, (Piscataway, NJ, USA), pp. 38:1–38:11, IEEE Press, 2008.
- [4] C. Ramey, "Tile-gx100 manycore processor: Acceleration interfaces and architecture," in *2011 IEEE Hot Chips 23 Symposium (HCS)*, pp. 1–21, Aug 2011.
- [5] A. Sodani, "Knights landing (knl): 2nd generation intel<sup>®</sup> xeon phi




Fig. 5. [top] GNU Octave  $(48000/\sqrt{N_{\text{proc}}}) \times (48000/\sqrt{N_{\text{proc}}})$  matrix-matrix multiply Gigaflops and relative performance on all memory modes. [bottom] Gigaflops and relative performance of best performing modes (**all2all-cache** and **quadrant-cache**) along with the system default (**all2all-flat**).

processor,” in *2015 IEEE Hot Chips 27 Symposium (HCS)*, pp. 1–24, Aug 2015.

[6] A. Sodani, R. Gramunt, J. Corbal, H. Kim, K. Vinod, S. Chinthamani, S. Hutsell, R. Agarwal, and Y. Liu, “Knights landing: Second-generation intel xeon phi product,” *IEEE Micro*, vol. 36, pp. 34–46, Mar 2016.

[7] J. Kepner and H. Jananathan, *Mathematics of Big Data*. MIT Press, 2018.

[8] J. Dongarra, M. Gates, A. Haidar, Y. Jia, K. Kabir, P. Luszczek, and S. Tomov, “Hpc programming on intel many-integrated-core hardware with magma port to xeon phi,” *Sci. Program.*, vol. 2015, pp. 9:9–9:9, Jan. 2015.

[9] D. Doerfler, J. Deslippe, S. Williams, L. Oliker, B. Cook, T. Kurth, M. Lobet, T. Malas, J.-L. Vay, and H. Vincenti, “Applying the roofline performance model to the intel xeon phi knights landing processor,” in *High Performance Computing* (M. Taufer, B. Mohr, and J. M. Kunkel, eds.), (Cham), pp. 339–353, Springer International Publishing, 2016.

[10] A. Haidar, S. Tomov, K. Arturov, M. Guney, S. Story, and J. Dongarra, “Lu, qr, and cholesky factorizations: Programming model, performance analysis and optimization techniques for the intel knights landing xeon phi,” in *2016 IEEE High Performance Extreme Computing Conference (HPEC)*, pp. 1–7, Sep. 2016.

[11] J. Jeffers, J. Reinders, and A. Sodani, *Intel Xeon Phi Processor High Performance Programming: Knights Landing Edition*. Morgan Kaufmann, 2016.

[12] S. Chunduri, P. Balaprakash, V. Morozov, V. Vishwanath, and K. Kumaran, “Analytical performance modeling and validation of intel’s xeon phi architecture,” in *Proceedings of the Computing Frontiers Conference, CF’17*, (New York, NY, USA), pp. 247–250, ACM, 2017.

[13] Y. Nagasaka, S. Matsuoka, A. Azad, and A. Buluç, “High-performance sparse matrix-matrix products on intel knl and multicore architectures,” *arXiv preprint arXiv:1804.01698*, 2018.

[14] R. Lim, Y. Lee, R. Kim, and J. Choi, “An implementation of matrix-matrix multiplication on the intel knl processor with avx-512,” *Cluster Computing*, vol. 21, pp. 1785–1795, Dec 2018.

[15] J. Kepner, S. Samsi, W. Arcand, D. Bestor, B. Bergeron, T. Davis, V. Gadepally, M. Houle, M. Hubbell, H. Jananathan, M. Jones, A. Klein, P. Michaleas, R. Pearce, L. Milechin, J. Mullen, A. Prout, A. Rosa, G. Sanders, C. Yee, and A. Reuther, “Design, generation, and validation of extreme scale power-law graphs,” in *2018 IEEE International Parallel*

- and Distributed Processing Symposium Workshops (IPDPSW), pp. 279–286, May 2018.
- [16] V. Gadepally, J. Kepner, L. Milechin, W. Arcand, D. Bestor, B. Bergeron, C. Byun, M. Hubbell, M. Houle, M. Jones, P. Michaleas, J. Mullen, A. Prout, A. Rosa, C. Yee, S. Samsi, and A. Reuther, “Hyperscaling internet graph analysis with d4m on the mit supercloud,” in *2018 IEEE High Performance extreme Computing Conference (HPEC)*, pp. 1–6, Sep. 2018.
  - [17] M. Jones, J. Kepner, B. Orchard, A. Reuther, W. Arcand, D. Bestor, B. Bergeron, C. Byun, V. Gadepally, M. Houle, M. Hubbell, A. Klein, L. Milechin, J. Mullen, A. Prout, A. Rosa, S. Samsi, C. Yee, and P. Michaleas, “Interactive launch of 16,000 microsoft windows instances on a supercomputer,” in *2018 IEEE High Performance extreme Computing Conference (HPEC)*, pp. 1–6, Sep. 2018.
  - [18] A. Reuther, J. Kepner, C. Byun, S. Samsi, W. Arcand, D. Bestor, B. Bergeron, V. Gadepally, M. Houle, M. Hubbell, M. Jones, A. Klein, L. Milechin, J. Mullen, A. Prout, A. Rosa, C. Yee, and P. Michaleas, “Interactive supercomputing on 40,000 cores for machine learning and data analysis,” in *2018 IEEE High Performance extreme Computing Conference (HPEC)*, pp. 1–6, Sep. 2018.
  - [19] J. Kepner, R. Brightwell, A. Edelman, V. Gadepally, H. Jananthan, M. Jones, S. Madden, P. Michaleas, H. Okhravi, K. Pedretti, A. Reuther, T. Sterling, and M. Stonebraker, “Tabularosa: Tabular operating system architecture for massively parallel heterogeneous compute engines,” in *2018 IEEE High Performance extreme Computing Conference (HPEC)*, pp. 1–8, Sep. 2018.
  - [20] A. Trafton, “Mapping the brain, cell by cell,” *MIT News*, 2018.
  - [21] K. Foy, “Lidar accelerates hurricane recovery in the carolinas,” *MIT News*, 2018.
  - [22] R. Lindsay, “Using lidar to assess destruction in puerto rico,” *MIT News*, 2018.
  - [23] A. McGovern, “Supercomputers can spot cyber threats,” *MIT News*, 2019.
  - [24] J. Kepner, *Parallel MATLAB for multicore and multinode computers*, vol. 21. SIAM, 2009.
  - [25] A. E. Eichenberger, C. Terboven, M. Wong, and D. an Mey, “The design of openmp thread affinity,” in *OpenMP in a Heterogeneous World* (B. M. Chapman, F. Massaioli, M. S. Müller, and M. Rorro, eds.), (Berlin, Heidelberg), pp. 15–28, Springer Berlin Heidelberg, 2012.
  - [26] R. Lim, Y. Lee, R. Kim, and J. Choi, “Openmp-based parallel implementation of matrix-matrix multiplication on the intel knights landing,” in *Proceedings of Workshops of HPC Asia*, HPC Asia ’18, (New York, NY, USA), pp. 63–66, ACM, 2018.
  - [27] S. Ramos and T. Hoefler, “Capability models for manycore memory systems: A case-study with xeon phi knl,” in *2017 IEEE International Parallel and Distributed Processing Symposium (IPDPS)*, pp. 297–306, May 2017.
  - [28] P. Hill, C. Snyder, and J. Sygulla, “Knl system software,” *Cray User Group CUG*, May, 2017.