A Hybrid-Pipelined Architecture for FPGA-based Binary Weight DenseNet with High Performance-Efficiency | IEEE Conference Publication | IEEE Xplore