Generating High-Performance Number Theoretic Transform Implementations for Vector Architectures | IEEE Conference Publication | IEEE Xplore