Architecture and performance models for scalable IP lookup engines on FPGA | IEEE Conference Publication | IEEE Xplore