Packet Processing Architecture With Off-Chip LLC Using Interleaved 3D-Stacked DRAM | IEEE Conference Publication | IEEE Xplore