Translation UML diagrams into Verilog | IEEE Conference Publication | IEEE Xplore