Place-and-route impact on the security of DPL designs in FPGAs | IEEE Conference Publication | IEEE Xplore