Security evaluation of different AES implementations against practical setup time violation attacks in FPGAs | IEEE Conference Publication | IEEE Xplore