SDMLp: On the use of complementary Pass transistor Logic for design of DPA resistant circuits | IEEE Conference Publication | IEEE Xplore