A hierarchical formal approach to verifying side-channel resistant cryptographic processors | IEEE Conference Publication | IEEE Xplore