Efficient design of full adder and subtractor using 5-input majority gate in QCA | IEEE Conference Publication | IEEE Xplore