CPL-Adiabatic Gated logic (CPLAG) XOR gate | IEEE Conference Publication | IEEE Xplore