Design and FPGA implementation of an 2D Gaussian surround function with reduced on-chip memory utilization | IEEE Conference Publication | IEEE Xplore