Reconfigurable digital sequential system on chip design with its analysis of various parameters & power reduction using dynamic partial reconfiguration | IEEE Conference Publication | IEEE Xplore