Design of a high speed, low power synchronously clocked NOR-based JK flip-flop using modified GDI technique in 45nm technology | IEEE Conference Publication | IEEE Xplore