Design of enhanced arithmetic logical unit for hardware genetic processor | IEEE Conference Publication | IEEE Xplore