FSMD RTL design manipulation for clock interface abstraction | IEEE Conference Publication | IEEE Xplore