Design of digital down converter using Computation sharing multiplier architecture | IEEE Conference Publication | IEEE Xplore