VLSI implementation of bit serial architecture based multiplier in floating point arithmetic | IEEE Conference Publication | IEEE Xplore