An input test pattern for characterization of a full-adder and n-bit ripple carry adder | IEEE Conference Publication | IEEE Xplore