Timing diagram for CNPC interleaver implementation on FPGA | IEEE Conference Publication | IEEE Xplore