Parallelized Hardware Rough Set Processor Architecture in FPGA for Core Calculation in Big Datasets | IEEE Conference Publication | IEEE Xplore