Architecture for a VLSI implementation of an LPC-based, isolated-word recognition system | IEEE Conference Publication | IEEE Xplore