VLSI Architecture for an adaptive equalizer in ISDN line termination | IEEE Conference Publication | IEEE Xplore