Two chip DSP implementation on gate array | IEEE Conference Publication | IEEE Xplore