A parallel architecture for recursive least square identification | IEEE Conference Publication | IEEE Xplore