Architectural considerations for a sub 10 nanosecond DSP building block family | IEEE Conference Publication | IEEE Xplore