On the IC architecture and design of a 2 µm CMOS 8 MIPS digital signal processor with parallel processing capability: The PCB5010/5011 | IEEE Conference Publication | IEEE Xplore