A design method of systolic arrays under the constraint of the number of the processors | IEEE Conference Publication | IEEE Xplore