An optimized VLSI architecture for a multiformat discrete cosine transform | IEEE Conference Publication | IEEE Xplore