VLSI architectures for block matching algorithms | IEEE Conference Publication | IEEE Xplore