CMOS VLSI implementation of the 2D-DCT with linear processor arrays | IEEE Conference Publication | IEEE Xplore