A versatile architecture for VLSI implementation of the Viterbi algorithm | IEEE Conference Publication | IEEE Xplore