A memory-based approach to design and implement systolic arrays for DFT and DCT | IEEE Conference Publication | IEEE Xplore