Inductive techniques for formal verification of systolic array designs in DSP applications | IEEE Conference Publication | IEEE Xplore