Automatic generation of architectural models for designing dedicted VLIW signal processors | IEEE Conference Publication | IEEE Xplore