Bit-serial, VLSI architecture for the implementation of maximum-length number-theoretic transforms using mixed basis representation | IEEE Conference Publication | IEEE Xplore