Design and implementation of an ordered memory access architecture | IEEE Conference Publication | IEEE Xplore