Systematic design of full adder-based architectures for convolution | IEEE Conference Publication | IEEE Xplore